|
|
|
| Audio data transmission of FPGA based on I2S interface |
| Lin Jia, Chen Suqiong, Su Kaixiong |
| College of Physics and Information Engineering, Fuzhou University, Fuzhou 350108 |
|
|
|
|
Abstract In the experiment of converting 4K raw data into 4 channels of 3G-SDI, audio and video should be processed separately. An I2S audio data processing circuit is designed. Based on the I2S protocol, an HV2 chip and an FPGA development board are used to implement the transmission of I2S audio data, and the problem of transmitting data across clock domains is solved. Use the CTS generator to improve power supply rejection and reduce output jitter and noise performance. Simulation tests show that audio data can be transmitted completely.
|
|
Received: 05 June 2018
Published: 18 December 2018
|
|
|
|
[1] 张翔. 4k电视技术应用及发展研究[J]. 信息通信,2016(7): 302-304.
[2] 张悦. 高清SDI显示单元的设计与实现[D]. 成都: 电子科技大学,2017.
[3] 贾宏君,李晓宇. 2016年SMPTE电视技术标准化跟踪研究[J]. 广播与电视技术,2017,44(3): 155-160.
[4] 张圣超,佘洪波. 基于FPGA的增量式编码器接口电路的设计[J]. 电气技术,2014,15(1): 38-41.
[5] 赵海亮,李琦. 一种I2S音频数据处理电路的FPGA设计[J]. 桂林电子科技大学学报,2016,36(6): 461-465.
[6] SMPTE. Image Format and Ancillary Data Mapping for the Quad Link 3Gb/s Serial Interface: ST 425-5:2015[S].
[7] 王利祥. FPGA设计中跨时钟域的问题与方法[J]. 电子技术与软件工程,2017(24): 97.
[8] Ball,Stuart.Embedded Microprocessor Systems: Real World Design[M]. Butterworth-Heinemann,1996.
[9] 李盛杰,张碚,顾颖. 双端口静态存储器测试方法研究[J]. 计算机与数字工程,2015,43(1): 83-86,112.
[10] 金大超,冷建伟. 异步时钟域信号同步的实现[J]. 天津理工大学学报,2017,33(3): 40-44.
[11] 齐娜,邹峰. HD-SDI嵌入音频数据分析[J]. 广播电视信息,2014(12): 49-51. |
|
|
|
2018, Vol. 19 
